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Abstract of thesis entitled: 
A Low Voltage 900 MHz CMOS Mixer 
Submitted by CHENG Wang Chi 
for the degree of Master of Philosophy 
in Electronic Engineering 
at The Chinese University of Hong Kong 
in August 2001 
This thesis presents two low voltage mixer architectures. They are (1) Current 
Folded Mirror Mixer, and (2) Current Mode Mixer. The two different 
architectures used could reduce the number of series connected transistors. 
The current folded mirror mixer, which use a current mirror to connect a Gilbert 
quad (LO part) to the emitter coupled pair (RF part) in parallel instead of the series 
connection. So, it could operate at a single 1.5 V voltage supply. The current mode 
mixer could even operate at a lower voltage at 1.2 V. Moreover, the linearity is much 
better. It is due to the using of input RF and LO current instead of voltage. Two 
testing circuits have been designed, tested and fabricated with an AMS® 0.6 |Lim 
CMOS technology. 
The measurement results of the two circuits show good agreement with the 
i 
simulation results. Experimentally, the Current Folded Mirror Mixer achieves an 
input 900 MHz at which IIP3 of 1 dBm is measured. Its conversion loss and 1-dB 
compression are measured to be 2.5 dB and - 3 dBm respectively. It occupies an 
active die area 250 [xm x 300 [im, and consumes 7.5 mW from a single 1.5 V supply. 
The second circuit is a Current Mode Mixer, which has a better linearity at a 
lower supply voltage than the current folded mirror mixer. From the measurement 
result, it achieves an input 900 MHz and down converted to 10 MHz with 一9.1 dB 
conversion gain. The 1-dB compression point and IIP3 are measured to be 3 dBm 
and 10 dBm respectively. It dissipates 3 mW from a single 1.2 V voltage supply and 
the active area is 400 |Lim x 400 |Lim. 
The two new low voltage current folded mirror mixer and current mode mixer 
have similar performance compare to conventional Gilbert Cell mixer, which cannot 











計、製造和測試而其製程利用了 AMS© 0.6微米互補金屬氧化半導體技術。 
這雨個電路的實驗結果顯示與電腦的模擬結果有相當程度的吻合。在實 
驗中，電流源摺疊鏡像混頻器在900兆赫輸入下，它的輸入三階截距點能達 
到 1 dBm，而它的全頻帶轉換增益和1-dB增益壓縮點分別為 -2 .5 d B 和 
-3 d B m ,電路小片的有效面積為2 5 0微米乘3 0 0微米，在單一的1 . 5 V電壓 
供應下，它的總功率消耗為7.5 m W � 
第二個電路是電流模混頻器，它能在更低的電壓供應下給予更佳的線性 
度。在實驗的結果中，電流模混頻器在900兆赫輸入及向下移頻到10兆赫 
下，它的全頻帶轉換增益是-9.1 d B ,輸入三階截距點和1 - d B增益壓縮點分 
別為 3 d B m和 1 0 d B m ,在單一的 1 . 2 V電壓供應下，它的總功率消耗為 
iii 
3 m W ,而電路小片的有效面積為 4 0 0微米乘 4 0 0微米。 
這 雨 個 新 的 低 電 壓 混 頻 器 能 夠 給 予 相 當 接 近 的 效 能 相 比 皿 盒 式 
(Gilbert Cel l )混頻器而且吉伯盒式混頻器不能於1.5 V或更低的電壓下運作 
iv 
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The ability to communicate with people on the move has evolved remarkably. 
The new wireless communications methods and services have been enthusiastically 
adopted by people throughout the world. Particularly during the past ten years, 
interest and demand for portable wireless communication services like digital 
cellular phones have increased the emphasis on the development of low-cost, 
high-performance communications ICs. The operating frequency bands used in the 
modem mobile systems range from 900 MHz to 1.9 GHz, for example, Global 
System for Mobile (GSM) is operated at 900 MHz and 1.8 GHz，and the Personal 
Communication Services (PCS) operated at 1.9 GHz. At such high frequencies, the 
mobile system usually consists of several ICs and many discrete components, which 
increase the size and power consumption. These factors limit the size, weight and 
battery life of mobile systems. 
The latest sub-micron CMOS technologies offer a feasible and attractive 
solution to this problem. The new CMOS technologies are suitable for single chip 
transceiver implementation, we can design and build a complete communications 
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system on a single chip. 
The major CMOS RF building blocks for a single chip system included 
low-noise amplifiers (LNA), bandpass filters (BPF)，mixers, voltage control 
oscillators (VCO) and power amplifiers (PA). Several designs have been reported in 
different literatures [[1]，[2]，[3], [4]，[5]，[6]] recently. However, most of the 
published designs have some drawbacks such as poor noise performance, poor 
linearity and high operating voltage (3 V or higher). This thesis is focused on the 
mixer building block，our goal is to design and build a CMOS RF mixer, which can 
operate by a single 1.5 V or even lower voltage supply. 
1.2 Technical Challenges of CMOS RF Design 
The evolution of CMOS technologies to sub-micron and deep sub-micron has 
bought the operating frequency, ft, beyond the GHz range. However, it is still a big 
challenge to design RF frequency integrated circuit because of the inherent nature of 
the CMOS technology, such as large device parasitic capacitances, inaccurate 
high-frequency transistor models, and lack of high-quality and precise on-chip 
passive components. To overcome these design barriers, special new circuit design 
techniques are needed. We will address some of this new technique in Chapter 6. 
1.3 General Background 
Mixer is one of the fundamental building blocks in communication systems 
such as lock-in amplifiers [[7], [8]] and wireless receivers [[9], [10]], as shown in 
Figure 1.1 and Figure 1.2 respectively. 
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Figure 1.2: A simplified front-end RF receiver 
Shown in Figure 1.2 is a simplified block diagram of a front-end RF receiver. At 
this high frequency, conventional designs use GaAs or bipolar transistors and 
discrete surface acoustic wave (SAW) filters. Since each component is using 
different technologies, thus, it is not possible to fabricate a single chip system. In 
addition, high-power output buffers are required to drive the signals from one chip to 
another. Therefore, conventional RF front end requires several discrete components 
to build. 
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1.3.1 Bipolar and CMOS Mixers 
The Gilbert multiplier cell is one of the most commonly used mixer. However, 
the linearity of the bipolar mixer is not good due to the exponential I-V 
characteristics of the bipolar transistor. Resistive degeneration is a well-known 
technique to reduce the non-linearity at the expense of power dissipation and noise 
performance. Recently, capacitive degeneration is another approach to linearize the 
circuit with less power consumption [3]. 
The CMOS mixer based on the traditional bipolar cross-coupled differential 
modulator stage introduced by Gilbert [11]. However, the operation of the bipolar 
mixer proposed by Gilbert is due to the translinear of the bipolar transistor. This 
phenomenon does not translate directly into an equivalent CMOS current behavior. 
The CMOS counterpart of the traditional bipolar mixer is therefore operated in a 
switching mode instead. Usually, a fully differential structure is used in order to be 
effectively suppressed the quadratic nonlinearity. So, CMOS mixers not only have 
the advantage of being integrable, but also have a better linearity. 
1.4 Research Goal 
The successful implementations of many RF front-end circuits in CMOS 
technology have shown the feasibility of a low-cost high-performance single chip 
transceiver, but CMOS RF circuits are still at an early stage of the research topic. 
Therefore, more research efforts are needed to improve the performance of RF 
CMOS components. 
This thesis attempts to design, fabricate and measure an RF downconversion 
mixer using standard CMOS technology. The major focus is not only on CMOS 
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implementation but also on low-voltage, high linearity and large dynamic range. 
1.5 Thesis Outline 
The operating principles of mixers are reviewed in Chapter 2，followed by the 
definition of some basic terminologies and analysis parameters, such as conversion, 
linearity and noise performance, for characterizing RF circuits. 
Chapter 3 will give out the brief introduction and comparison on different 
CMOS mixer topologies used in the past. Afterwards, the two proposed mixers will 
be analyzed in detail in terms of large and small signal analysis, conversion gain and 
noise performance in Chapter 4. 
In Chapter 5, the two proposed mixers would be simulated using SpectreRF® 
simulator in order to verify the working principle. At the same time, it would be 
given out the simulation result of the conversion gain and linearity etc.. 
Chapter 6 covers some special techniques for drawing analog components 
layout, including transistors, resistors, capacitors, substrate tap and pad. 
Then the testing prototypes and measurement setups are outlined in Chapter 7. 
Detailed measurements of two proposed downconversion mixers are presented. 
Chapter 8 concludes the whole thesis with a summary of the achievements and 
the experimental result in this research 
DEPARTMENT OF ELECTRONIC ENGINEERING 5 
THE CHINESE UNIVERSITY OF HONG KONG 
A Low Voltage 900 MHz 




This chapter provides some general background to facilitate the discussion of 
the mixer. The operating principles as well as the figure of merits used for 
characterizing mixer performance are reviewed. In addition, analyses of these figures 
help to optimize the circuits for different applications. For example, the distortion 
sets the largest input signal level before the nonlinearity dominated. Moreover, it is 
very important for engineers to understand the meaning of these figures, because 
they are the common languages to specific the entire system. 
2.2 Frequency Translation 
Most RF communication transceivers manufactured today utilize a conventional 
superheterodyne approach. In this architecture, the mixer translates an incoming 
Radio Frequency (RF) signal to a lower frequency, known as the intermediate 
frequency (IF). Armstrong invented this architecture in 1918 [12], sought this 
frequency lowering simply to make it easier to obtain the requisite gain, other 
significant advantages accrue as well. The two modified architectures, direct 
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conversion [13] and wide-band IF with double conversion [14], have invented later, 
their operation principle is similar to the superheterodyne. Therefore, "frequency 
translation" or "mixing" becomes an essential part of wireless communication. This 
process can be accomplished by multiplication of an RF signal with a periodic one. 
“Mixer,, is a circuit element responsible for this operation in the receiver. 
The basic operation of a mixer is to multiply two signals in time domain. The 
following equations illustrate the basic multiplication of two signals: 
Received Signal: (t) = A^ cos cOj^t + Ajj^ cos Oj^t (2.1) 
Local Oscillator: X^q (t)=知 cos co^gt (2.2) 
where Aj^ cos cOj^t represents the RF wanted signal 
Aj^ cos cOj^t represents the image signal 
Alo cos CO^gt represents the LO signal 
After multiplication: 
= (Arf oos cOj^t + Aim cos,^ 0(AO COS^^^^O 
=^RFAO COS COCOS COj^t + Aj^Alo COSCO^otCOSCDjJ 
= =知 2 � "“ [ c o s “ o + c o s “ O + CO卵)t 
+ ^imAo 拟 - c o ^ ) t + cos(cy,似 + co^>] (2.3) 
Multiplication generates results in output signals at the sum and difference 
frequencies of the input signals, as shown in Figure 2.1. 
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Figure 2.1: The downconversion scheme of an IF receiver 
2.3 Conversion Gain 
One important mixer characteristic is conversion gain (or loss), which is defined 
as the ratio of the desired IF output to the value of the RF input expressed as a power 
ratio. Conversion gain can be greater than unity in active mixers; whereas the passive 
one is always smaller than unity. Conversion gain in excess of unity is usually 
preferred because of the larger output signal; however, a high conversion gain does 
not guarantee a better sensitivity. Hence we also need to consider the noise figure of 
the system. 
2.4 Linearity 
In RF circuits, linearity is an useful parameter to measure the dynamic range. 
When a receiver is detecting a weak radio signal at the present of a strong 
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interference signal. The strong interference signal can drive the receiver into 
nonlinear region and generate new frequencies, which may swamp out the desired 
weak signal. Thus, the linearity of a receiver determines the maximum allowable 
signal level at its input. 
All real-life linear systems exhibit some degree of nonlinearity. Suppose the 
output-to-input characteristic of a system can be modeled by a Power Series shown 
in Figure 2.2: 
^ Practical ^ 
Linear Circuit o^ \ > 
Vo = “0 + “iV/ + + asvf + … （2.4) 
Figure 2.2: Linear system modeled by a Power Series 
For analytical simplicity, terms higher than the third power are neglected in 
hand calculations. 
Now, consider two sinusoidal input signals in different amplitude and slightly 
different frequencies: 
V.=為 Qosco t^ + A� COSco^ t (2.5) 
Substituting equation (2.5) into the power series, after expanding and collecting 
the same terms, we could find: 
The fundamental frequency terms: 
r 3 2 3 
At 6；!: + — a^ A^ + — a 為 A^  cos co^ t (2.6) 
V 4 2 J 
f 3 2 3 A 
At 0)2: + —。3為 + _ 為 為 COS cojt (2.7) 
V 4 1 y 
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Second-order terms: 
(l \ 
At Ico^: —ci^Al cos Ico^t (2.8) 
v^ J 
At 26^ 2 • cos2a)2t (2.9) J 
At 土 : (^2 A A )[cos(<5>i + ), + cos(cyi - CO2),] (2.10) 
Third-order terms: 
At 3cOi: —a^Al cos3co^t (2.11) 
At 36^2: - a ^ A l cos 36^2广 (2.12) 
J 
At 2cd^ 土 : — a-^A^A^ [cos(2^yi +0)2)^ + cos{2co^ 一 ( 2 . 1 3 ) 
J 
At CD^  士 Txoi: — [cos(^yi + IcOj)广 + cos((5>i - Ico: (2.14) 
) 
In most circuits of interest, the output is a "compressive" or "saturating" 
function of the input; that is, the gain approaches zero for sufficiently high input 
levels as shown in Figure 2.3: 
V。 No gain region 牛 




Figure 2.3: A Linear system with saturating characteristics 
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This compressive transfer curve implies that the first order term and third order 
terms of the power series equation (2.4) have opposite signs, that is ai = 都 From 
equation (2.6), we see that the third-order distortion reduces the gain of a mixer as a 
function of the input amplitude. 
2.4.1 1-dB Compression Point 
As previous stated that as the input power increases, the gain of the fundamental 
component would be reduced. So, it has defined that the input level at which the 
small-signal gain is reduced by 1 dB is called the 1-dB compression point. 
For the 1-dB compression simulation, one tone input signal is needed only. 
Therefore, A! in the Equation (2.5) would set to 0. By considering the fundamental 
component shows in Equation (2.6): 
( 3 � 
2 0 l o g a i - l d B = 201og a, 
\ 4 y 
足 0 . 1 4 5 ^ (2.15) 
V “3 
The 1-dB compression is typically measured in dBm. The graphical 
representation could be seen in Figure 2.5. 
2.4.2 Third Intercept Point (IP3) 
As two close interference signals are passed through a non-linear system, a 
third-order intermodulation product will be created (Figure 2.4). As the amplitude of 
the two sinusoidal test tones at coi and coi in equation (2.5) are increased with equal 
amplitude (Ai = A2), the third-order intermodulation distortion products will be 
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increased at the rate of a cubed as shown in equation (2.13) and (2.14). IP3 is the 
point at which the amplitude of the third orders harmonic signal is equal to the 
fundamental signal. The input (IIP3) and output (0IP3) third-order intercept point 
are shown in Figure 2.5. IIP3 can be found by equating the coefficient of equation of 
the fundamental component to the third-order intermodulation component: 
(2.16) 
� 3 “3 
Comparing equation (2.15) with (2.16), we see that 
A_i 胆(dB)三 A 证3(dB)-10dB (2.17) 
Input Level Output Level 
个 . A 个 fundamental 
Aout 1, 
, . ‘ • . Non-linear ‘ 
fundamental • _ ^ • 
. Sys tem 
"n Ik < 
A 
^IM3 jr ^ 
• f 1——1—> f 
COi COj COi (£>2 
Figure 2.4: Setup of two-tone test 
Onput Level / 
20 logA�d 
0IP3 ；  
/ ^ ^ — Fundamental 
/ I 
— 乙 / + ！ Input Level / 
— ^ ^ 20 log Ajn 
1-dB "PS 
compression point 
Figure 2.5: Definition of the 1-dB compression point and IIP 3 
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2.5 Dynamic Range (DR) 
In wireless environment, radio signal strength can vary greatly depending on the 
distance between the transmitter and receiver, and the medium in between. We use 
dynamic range to determine the ability of a receiver to accommodate both large and 
small signals. Receivers with high dynamic range are more tolerant to the variations 
of the input signal strength. We can define the DR into two categories: Spurious-Free 
Dynamic Range (SFDR) and Blocking Dynamic Range (BDR). Usually, the receiver 
noise floor sets the lower bounds of both dynamic range definitions. 
2.5.1 Spurious-Free Dynamic Range (SFDR) 
The SFDR is defined as the noise floor corresponding to the signal level at 
which third-order intermodulation distortion products rise to the noise floor level in 
the two-tone test (Figure 2.6). 
i L i L 
广IMS 
^ . Noise 
COi ©2 
Figure 2.6: Upper bound of SFDR 
Figure 2.7 shows the definition of the SFDR graphically. By using trigonometry 
function, SFDR can be expressed in terms of PUPS and the PNSFIF-
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Onput Level / 
20logA�M 
/_ ^ 
i A ^ 
1 dB T^'^^l Fundamental 
IM3 / f / ^ X h < 
/ / i 
/ / y ,, Input Level / 
y “ / P 5 ^ 20 log � y/ / B IP3 
" Sfdr APi 叫 
Figure 2.7: Graphical representation of SFDR and BDR 
As the fundamental component has a slope of 1 on a dB scale, A P � i s equal to 
(PiiP3-PNsFir). Since the third-order intermodulation products has a slope of 3 on a dB 
scale，APi is equal to 
AP, = P肥-3尸一 (2.18) 
Therefore, the SFDR is equal to 
—P P肥 ~ ^NiFlr p 
—r鹏 “ ^NiFlr 
2 
= l�PiiP3-PmFir� (2.19) 
2.5.2 Blocking Dynamic Range (BDR) 
The BDR is defined as the noise floor corresponding to the signal at the 1-dB 
compression point (Figure 2.7). It is a measure of resilience to a large out-of-band 
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blocking signal that, by driving the receiver into compression, de-sensitizes it to a 
small desired signal. BDR can be measured in terms of 1-dB compression point and 
the noise floor that is equal to 
BDR = P_^-P驗 (2.20) 
2.6 Blocking and Desensitization 
Desensitization would occur when the receiver is detecting a weak signal in the 
presence of a strong interfering signal, the small signal gain of the receiver is reduced 
by the interferer. As the interferer's signal amplitude is large enough to reduce the 
overall gain of the desired signal to zero, the phenomena is known as blocking. To 
see this effect, set A i « A 2 in equation (2.5): 
f 3 � 
a^  為 C0S6V (2.21) 
\ ^ J 
3 
Since a； = -as, the small signal gain is reduced by —a^Al . When 
3 2 
“1 +—� 3 為 = 0 , the weak signal is said to be blocked by the interferer. 
2.7 Port-to-Port Isolation 
The isolation between each two ports of a mixer is critical. Even though the 
input or output port, any feedthrough leakage might collapse the whole system such 
as LO-RF feedthrough results in LO leakage to the LNA or antenna, whereas the 
RF-LO feedthrough allows strong interferers in the RF path to interact with the local 
oscillator driving the mixer. 
Therefore, it is need to reach a certain required isolation levels to minimize this 
effect. If the isolation provided by the mixer is inadequate, the preceding or 
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following circuits must be modified to remedy the problem. 
2.8 Single-Balanced and Double-Balanced Mixers 
A mixer with a differential LO input signal and a single-ended RF input signal 
is called a "single-balanced" mixer (Figure 2.8a). If a mixer operates with both 
differential LO and RF inputs, then it is called a "double balanced" mixer 
(Figure 2.8b). 
^ ^ > T 
^ ^ •-VlF 
+V,F J -VlF ^ 
J L J L VLO 
I—— ~*—— ~T"“o 
o — I 
>1 R<- I I  
VLO � ， 
o I 1 」 L 
I—— O 
VrfO~ I I VRF 
(a) (b) 
Figure 2.8: (a) Single-balanced mixer, (b) double-balanced mixer 
Although the single-balanced configuration exhibits less input-referred noise for 
a given power dissipation, the double-balanced mixer would be prefer more. It is 
because it generates less even-order distortion after adding the differential output. 
Thus relaxing the half-IF issue in heterodyne receivers and lowering the beat 
components in homodyne architectures. 
2.9 Noise 
Noise can be loosely defined as any random interference unrelated to the signal 
of interest. It can take on several forms but usually we only consider in electrical 
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noise and thermal noise in RF system. Electrical noise arises as a result of random 
fluctuations in current flow. Thermal noise mainly generated by a resistor or channel 
resistance of the transistor. The thermal noise of the transistor is usually modeled as a 
current source connected between the drain and source. The thermal noise of 
resistors can also be expressed in terms of equivalent noise voltage in series with the 
resistor having mean squared amplitude (Figure 2.9). 
R = 4kTR 
Noiseless 」 1 
Resistor l U = —rSm 
where k = Boltzmann constant 
T = Temperature ‘‘ 
R = Resistance 
y = Bias - dependent coefficient 
gm — zero — biasdrainconductance 
Figure 2.9: Thermal noise model of a resistor and transistor 
2.9.1 Noise in the Local Oscillator 
Besides the electrical and thermal noise, phase noise from the local oscillator is 
also a very important factor for designing mixer. Phase noise is a combination of 
electrical noise, thermal noise and circuit structure of an oscillator. 
Figure 2.10 shows the real frequency spectrum of an LO signal. Usually an LO 
signal is very close to an RF signal. If a noisy LO is applied to a mixer, its noise 
components at the RF and the image frequency (IM) are downconverted to the IF. 
Thus, the noise power is raised, however, this universal noise can be removed by 
using a balanced mixer or bandpass filter. 
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A A 
liiiiil liiiiiy L_j  
®IM ®L0 ① RF 
Figure 2.10: The frequency spectrum of the LO signal 
The phase noise is also transferred to the received signal directly in the mixing 
process, RF and the LO frequencies can change the phase angle as well. 
2.9.2 Noise Figure 
Noise figure (NF) is a figure of merit to measure the noise performance of 
circuits. It is simply the noise factor expressed in decibels. NF can also be expressed 
as the amount of signal to noise ratio (SNR) degradation through a circuit block due 
to the added noise from the circuit block. That is, 
• SJN, SNR 如 
NF = 二 — (2 22) 
S�IK SNRout ( ” � 
where Si and So represent the input and output signal powers respectively 
Ni and N�represent the input and output noise powers respectively 
SNRi and SNR�represent the signal to noise ratio of the input and output 
respectively 
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This chapter starts with reviewing and comparing different types of CMOS 
mixer topologies. We have designed two new mixer circuits based on the exciting 
architectures. The major advantage of the new designs is low operating voltage 
(1.5 V and 1.2 V). The quantitative theoretical analysis of the new designs will be 
discussed in detail in Chapter 4. Moreover, simulation results using SpectreRF® 
simulator based on AMS© 0,6 fjm would be given. Finally, measurement setup and 
results will be presented and discussed in Chapter 7. 
3.2 Review of Mixer Topology 
We will give a brief review of some of the common mixer architectures in this 
section. 
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3.2.1 Square-Law Mixer 
Most of the mixers use nonlinear property of transistors to implement the 
mixing action [15]. Square-law mixer (Figure 3.1) is one of the examples using this 
technique. In the mathematical sense, the input-output nonlinear function could be 
expressed as the equation (2.4). If we assume that the input signal V/ is the sum of 
two sinusoids, 
V,. = v ^ + cosC^y^oO (3.1) 
After expanding it, we could find the cross-modulation (v�騰）output products, 
Vc 腦=2“2 V 』 o s ( d y 』 ] [ c o s ( d y 』 
=^i^RF^Lo - cOLO y + cos(6>砂 + COLO W (3.2) 
• V|F 
VRF VLO 
J ^ @ I L 
VbiasO 
Figure 3.1: Square-law MOSFET mixer 
In this schematic, the bias, RF, and LO voltage sources drive the gate in series. 
The summation of RF and LO signals is accomplished by a resistive or a reactive 
summers. The main advantage of a square-law mixer is the simple structure and the 
main disadvantage is the poor isolation between RF and LO signals which will cause 
problems at the subsequent stages of the system 
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3.2.2 CMOS Gilbert Cell 
A CMOS version, a counter part of bipolar [[16], [17], [18]], of the popular 
Gilbert cell is shown in Figure 3.2. 
-IF 一丨 I ^ • +IF 
+L0 I—f—I ^ +L0 
>1 * -•i f*-
~ ~ -LO ~ 
+RF RF 
Figure 3.2: CMOS version of the Gilbert Cell Mixer 
By assuming the sinusoidal RF input is commutated by a square wave LO 
signal (this assumption is valid if the LO signal strength is large enough to 
completely turn on/off the differential pair), the IF output current is 
IiF = gm^RF smcOj^txsq{co^of) 
f 4 Y 1 、 
J 
2 
= —gJ^RFC0s(c0j^ -coj^o) (3.3) 
K 
As shown in Figure 3.2, the Gilbert Cell mixer is in stacked arrangement 
Therefore, a high supply voltage is needed for this architecture, which is a draw back 
for modem low voltage communication system. 
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3.2.3 Potentiometric Mixer 
Another multiplier topology is the potentiometric mixer [19] shown in 
Figure 3.3. The four CMOS transistor operate in the triode region in order to give 
more linear voltage to current characteristic. As a result, the RF input signal is as if 
multiplied by the LO continuously. This architecture has the advantages of simple 
structure consisting of four CMOS transistors, independent input and output 
frequency responses, and low distortion. The mixer transfer characteristic can be 
shown to be, 
C - Vo: = - V朋)x ( r , ; — VL-O ) (3.4) 
v + �RF II  
丄 Virtual ” ~ 
+ |—' ^ ground 
V “——> / VouT 
�RF 
Figure 3.3: Schematic of poteniometric mixer 
The vitural ground capacitor (Cy) must be added to the circuit to increase input 
frequency range, so the high frequency will be by-passed by the capacitor and only 
the down-converted frequency is fed into the opamp, which converts the output 
current of the mixing transistors back into voltage. However, the gain-bandwidth 
product of the opamp limits the ideal response of the virtual ground at high frequency, 
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thus, off-chip filtering capacitors is usually required. Another disadvantages of this 
circuit include the output bandwidth limitation due to the opamp's finite GBW and a 
relatively high noise figure [15:. 
3.2.4 Subsampling Mixer 
Subsampling mixer is another class of mixer, which multiplies the input signal 
with a periodic switching LO signal such as square wave. The LO signal changes the 
polarities between positive and negative, and vice-versa. The input signal is 
effectively sampled at the switching frequency. Actually, this kind of technique has 
been adopted in the single, double-balanced diode mixers [15]. 
In Figure 3.4, the higher-frequency signal is sampled at the instants indicated by 
the dots, while the downconverted signal is shown as the lower frequency 
reconstruction. The theoretical advantage of this design is much easier to realize 
samplers that operate at a frequency well below the incoming RF signal. 
V 
—TTW^ f] f] f] PrTT 
— — — — 广 t 
w U^、XL\JA1 W W 
Figure 3.4: Illustration of subsampling 
Although it is clocked at a relatively low frequency, the sampler must still 
possess good time resolution to avoid a large sampling error. Moreover, this design 
has a large noise figure, which is a major problem for the subsampling mixers. 
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Chapter 4 
Proposed Downconversion Mixer 
4.1 Analysis of Proposal Mixer 
In the previous chapter, we have introduced different mixer architectures. 
However, most of the exciting architectures are not suitable for low voltage operation 
required by modem sub-micron CMOS technologies. Therefore, we have proposed 
two new mixers design, which are especially designed for low voltage supply. 
The two new designs are (1) Current Folded Mirror method and (2) Current 
Mode method respectively. These two new mixers designs are based on a 
double-balanced structure. 
4.2 Current Folded Mirror Mixer 
Conventional Gilbert Cell mixer (Figure 3.2) is difficult to operate at low supply 
voltage, because the series connected transistors. Since all the MOSFETs must be in 
saturation, neglecting body effect, each transistor requires at least 0.7 V between 
drain and source. Consequently, an operating voltage at least 3 x 0.7 V = 2.1 V is 
required. Therefore, conventional Gilbert architecture cannot operate at low voltage. 
The new current folded mirror mixer architecture has only two stacked 
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transistors compare to three or four transistors stack in conventional architecture. 
Therefore, we can reduce the supply voltage below to 1.5 V [[20], [21], [22], [23]'. 
The structure of the current folded mirror mixer is shown in Figure 4.1. 
Output Output 
buffer buffer 
I I  
I VDD I I Vdd I 
I T ！ ^ ^ I T I 
v+ 7 ^ ^ r 」 n J ^ V- ！ 
I V|F I J L J 匕 I V|F I 
I <~“ — M^  M„ — — Mo Min — I ' ~ • 
I V" , V+ V+ V V_ I 
I R . ^ I L � ^ L P� � ^ L � V L � | | 生 I 
— 」 RF p RF L — 
H fe 本 M &  
RE2 華 REI 華 I 事 Re1 事 RE2  
Figure 4.1: Schematic diagram of the current folded mirror mixer 
4.2.1 Operating Principle 
The circuit uses an emitter-coupled pair (Mi, M2) with source degeneration 
resistors REI to form a differential folded mirror. M3，M4 and M 5 , M6 are two current 
mirrors to bias the Gilbert quad M7 - Mio. It uses a pair of differential folded mirror, 
M3, M4 and M5, Me, to fold the RF part to the LO part in order to decrease the 
number of the stacked transistors. So, it could reduce the voltage supply down to less 
than 1.5 V. 
Transistors M7 — Mio have to be biased in moderate inversion to accommodate 
the large LO input signal. Transistors M7 - Mio transistors are operating like a switch 
as illustrated in Figure 4.2 because of the large LO signal. Therefore, in the off-state 
VRF is made lower than the transistor threshold voltage (VTH) and reverse in the 
on-state. 
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Vdd Vdd , Vdd VDD 
~'— ~ p - Vdc bias at ~ ~ ~ 
J J moderate J J 
^ ^ inversion > ^ 
— V R F » V t 、 P 0 — VRF«V —V。U, = VDD 
+ K ^ - K ^ / 
r 1 , ~ ~ 1 / 、 C l o s e d r 1 K 7{。pen 
vrf© + n v�ut I \ vrf© + n V�u, / ^ 
V 1 Vin V 1 Vin 
VdC T VDC T 
一 一 一 一 
— — — • = • 
Figure 4.2: MOSFET working as a switch 
Moreover, the double-balanced mixer is constructed in order to generate less 
even-order distortion after adding the differential IF output. 
4.2.2 Large Signal Analysis 
Due to the differential input into the transistors My - Mio, only two of the four 
transistors in the Gilbert quad are conducting at any time. Therefore, the mixer can 
be considered as consisting of two identical pairs. All secondary effects such as 
channel-length modulation and body effect are neglected at this moment. 
As illustrated in Figure 4.3, the proposed mixer relies on the three parts. In the 
derivation, assuming all CMOS transistors follow the simple current square law 
operation in the saturation region. 
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一 - � VDD , � 
/ T r ; 
P � A 乂 
T71; / 
\ � Vb / _^ / _ \ 
\ �_ _ z F/ 7 \ � ^ , , I I . \ 
" � , — � < 'ref1 I L N/ \ 
办+ ' y Mi 1 
^ 'Vn h P a r t l； 
I n h I \ I 
\ Part 2 I / V I / 
Figure 4.3: Simplified schematic of the downconversion mixer 
in a large signal analysis 
Part 1: Common emitter 
Ml is bias in the saturation mode; therefore the Iref is equal to 
4 / ( 4 . 1 ) 
丄\ L八 
Part 2: Current mirror 
The current mirror consists of two CMOS transistors, M3 and M4, having equal 
threshold voltage Vt, but with different (W/L) ratios. M3 is fed with the Irefi = miref 
with m is constant. The output current lb is taken at the drain of M4, which must be 
operated in the saturation region. For M3 we can write 
(4.2) 
^ V ^  73 
Since M4 is connected in parallel with M3, it will have the same Vgss = Vgs4(i); 
thus 
(4.3) 
^ V ^  y 4 
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Equation (4.2) and (4.3) can be combined to obtain 
/ -ml ffll (4 4) 
“ 〜 刚 3 _ 
By substitute the Equation (4.1) into the (4.4), we could get 
lb- 2 I L X {W/L\ 厂 �M (4.5) 
(i)In the above calculations, in order to generate a close form solutions, we have 
ignored the small 100 Q resistive connected to the source of M3. Simulation results 
have concluded this resistor has very little affect on the output current. 
Part 3: Gilbert quad pair 




r h J n o  
4 
Figure 4.4: Schematic of the Gilbert quad pair 
- (4.6) 
^ V ^  /7 
{Vgs-Vss-VJ (4.7) 
^ V ^  y 8 
(4.8) 
(4.9) 
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Solving this four equations and assume — = — and V^ ^ = K仰，we 
)i V y 8 
could get 
A r r . I b f … 2 
where I 殖 一 厂 - K f where 1 , - ^�丄丄(妒/丄)3 ( �^s r K) 
A detailed mathematical derivation of the characteristic of the Gilbert quad pair 
could be found in Appendix A. 
4.2.3 Small Signal Analysis 
The new double balanced design has a symmetric structure, thus we only need 
to analysis half of the circuit shown in Figure 4.5. 
V d d � 
, 1 : ; 、 、 （ 崎 
V卢 ^ _ _ r P a r t 3 \ 丨、� / 
TIF ^ ” \ \ / 
I L L I 广 
\ n v；^  n / , V. 、 _ I ,一 < R —I — 、 
— 、 / / \ 
/ j r i w 力 \\ 
\ M^  M P a r t i ) 
\ Part 2 丄 r 1 / 
\ _ _ 如 E 
\ —I— ^ / 
、 Z 、 Z 
Figure 4.5: Half circuit of the current folded mirror mixer 
in a small signal analysis 
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We can divide the circuit into three separate parts for analysis as shown by the 
circuits in Figure 4.5. The first part is the common emitter with emitter resistance 
2RE. The second part is the differential folded mirror and the third part is the Gilbert 
quad. 
We use a source degenerations resistor RE to increase linearity range of the 
mixer. 
Moreover, the mixer is designed to operate with a small RF input signal and a 
relatively large LO signal. The conversion gain of the mixer is shown below: 
Part 1: Common emitter with emitter resistance 
“ (id 
“ Small signal $ jr oV^ 
U equivalent circuit / \  
M , K Vgsl SmlVgsl 
V . 6 ^ V 冷 ^ 
丄 ‘ lel 書 
Re,琴丄,2R, 丄 
Figure 4.6: The small signal equivalent circuit of a 
common source amplifier with a source degeneration resistor 
The current ie： 
、，/e/…炉丨(2灭山+1) 
、 ' ’ - 二 ^ ^ (4.11) 
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Therefore, the current id： 
h\ ~ Sml^gsl 
。二，p : : (4.12) 
议 E+ySna 
Part 2: differential folded mirror 
个 i id 4 
n < < 
Small signal V^o 1 o o 1— o V U~o V . , , . b I + A + 1 a  
^ a equivalent circuit /k /fv 
L| U K gm4Vgs4 Vgs4 Vgs3 gmS^gsa < R 
o ^ r 
„, T . 一 — 一 
Figure 4.7: The small signal equivalent circuit of 
a differential folded mirror 
The voltage Vt： 
Vt = (4.13) 
V 
一 l + g.3 及,2 
+ (4.14) 
where = mid and m is a constant 
Therefore, the current ic4： 
— S m4^gs4 
hA = SmA^t 
by Equation (4.13) = - g 丄 K = -grn4g.3^,s3K 
By Equation (4.14) =所。^爪4灭�� 
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Part 3: Gilbert quad 
Since the transistors My - Mio operate as a switch. Therefore, it is like to gate 
the input RF signal with a square wave. 
Finally, the overall transfer function is: 
ViF = vIf - 二 Ro (JcA - he) X square wave 
^SrrnSmA^l � X 2 
El 
I 2 x l 3 g � x 2 凡 (4 16) 
El 
where the 2/71 accounts for the conversion gain loss. 
4.3 Current Mode Mixer 
Although the current folded mirror mixer could operate at 1.5 V single voltage 
supply. Our goal is to design a mixer, which can operate at a single supply voltage at 
1.2 V, because most portable telecommunication equipment is powered by a single 
1.2 V battery. 
We have modified the current folded mirror mixer into a current mode mixer 
[24] as shown in Figure 4.8. 
Output buffer 
I 1 
Vdd I VDD V | 
R�— _R�i ^ v j J f j 
‘ _ � V�if p ^ ^ M3 I 
^ + I L �L ] K MH 口 - I I ��了 L^  HM3 MH 山 I MH P I 
T j t B ^ T — � 
•SI 中 �d ) ' s . ' s . G ) � = 
^  
Figure 4.8: Schematic diagram of the current mode mixer 
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4.3.1 Operating Principle 
The new design has eliminated the series connected transistors to reduce the 
supply voltage. Moreover, it uses current input instead of voltage input. 
4.3.2 Large Signal Analysis 
Transistors M3 - M6 are operated as a switch to generate a multiplications 
property using the non-linear characteristic of the transistors as shown in the 
equation (2.3). Therefore, only two of the four transistors (M3 - M6) are conducting 
at any time and we can consider the mixer as two identical pairs. The schematic of 
one of the differential pair is shown in Figure 4.9. 
A 
V 
O——M 3 M , — 
V. n n 
o  
hzsf 
Figure 4.9: Schematic of the differential pair 
K fW^ / V, 
- {Vo3-VS3-K) (4.17) 
z V 1 乂3 
K f ^ ) / �9 
- (4.18) 
^ V ^ 74 
(4.19) 
= 4 3 + ^ ^ 4 (4.20) 
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where Is2 is a constant current source. Solving this four equations and assume 
(W^ fJV) 
—二 — and Vs3 = Vs4, we could get 
V丄入 V ^  y 4 
K f W � I ( . 
A / . = / . 3 = T � 4田 I - 田 VI (4.21) 
A detailed mathematical derivation of the characteristics of a differential pair 
could be found in Appendix A. 
4.3.3 Small Signal Analysis 
Based on the Figure 4.10, we could find the relationship between the differential 
output (Ii, I2) and the two differential input (ixi, ix2 and iyi，iy2). We can derive the 
relationship between the differential outputs current (Ii, I2) and the two differential 
input currents (ixi, ixi and iyi, iy2) as shown in Figure 4.10. 
丨〜 丨1 丨2 
-]M, H y M3 M I ~ I M5 M 卜 
' s i ( b i、2 
Figure 4.10: New parallel current mode mixer 
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The derivation step: 
Consider the loop M 1 - M 2 - M 3 - M 4 and M1-M2-M5-M6 
• • • 
— = — (4.22) 
^cA hs 
Neglecting the base current, then equation (4.22) becomes 
= (4.23) 
hi hi hs 
The differential output current (I1-I2) is equal to 
(4.24) 
For 
u =i +i (4.25) 
< 
(4.26) 
Substitute equations (4.25) and (4.26) into (4.24), we could get 
(4.27) 
Solving ic4 and ic6 in terms of ixi, ix2, iyi and iy2. 
From Equation (4.25), = /少! -
• _ hl^yl 
(4.28) 
By similar method, 
� = 7 ^ (4.29) 
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So, 
V + y 
_ 0x1 - hi X^yl — iy2 ) 
hi + 
Lxly 
= - r ~ (4.30) 
where Ix (Differential Ix current) = Qxi - ix2) 
ly (Differential ly current) = (iyj - iyi) 
Isi = Qxl + ix2) 
From the result of the Equation (4.30), it could be seen that the differential 
output current, (Ii -I2), is equal to the multiplication of the two differential input 
current (Ix and ly). 
4.3.4 V-I Converter 
The new current mode mixer requires RF and LO current inputs. Therefore, we 
need to design a V-I converter. In this project, we use a V-I converter shown in 
Figure 4.11 [[25], [26]]. 
VPD  
Mf h ^ Ma 
J V h 
‘― pbias —I 
I 1 & 
'02 V+ O-l M. M, Uo V , IqI 
9 \/9 in -h in Oy 9 
i J J J L L ! i 
•"! i. M J j i" 
i . M11 M, M M, 叫 • I 
: — ^ — 丨 
Figure 4.11: Schematic design of the V-I converter 
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In order to wider the differential-input voltage swing at low voltage supply, four 
transistors (M3 - Me) are stacked with the core transistors (Mi, M2) and biased in 
triode region. Then Vds of M3, M4 and M5, Me are biased very close to Vdd and 
ground (several tens of mV) respectively. By setting bias input voltage properly, Mi, 
M2 can operate in saturation region with VC1S,MI,M2 ^ Vbias 士 Vvoitage-swing，then the 
differential-input voltage could be up to V v o i t a g e - s w i n g . Where the feedback loop ( M 7 -
Mio) is used to bias the gates of M3, M4 to maintain triode operation. , V^ ^ 
would deliver Vi, V2 to generate a differential-input signal of M7, Mg for the 
differential-currents. By mirroring this differential-currents through M9 - M12 and 
differential output current could obtain. 
4.3.4,1 Equation Analysis 
We have mentioned in the previous section that Mi, M2 are in saturation mode 
and M5, M6 are in triode mode. Therefore, we could define the following equation: 
- ‘2 = Kn (�CM - V^ )V, = Kp ( r 一 - Vtp Xv, - V,) (4.31) 
The left-hand side of Equation (4.31) is derived from the saturation mode of Mi, 
M2, and the right-hand side of Equation (4.31) from triode mode of M5, M6. Thus, 
- 口 � - t t ^ " " (4.32) 
where M7, Mg are biased at saturation mode. So 
J - J —/ 
^out Hf, Hf, — K (v 一 17 ] “ (4.33) 
p \ pbias tp ) 
where and V,^ = . 
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From Equation (4.33)，we can observe that the differential output current is a 
function of the differential input voltage Vd. Although the nonlinearity may be 
increased as the supply voltage is reduced, which could be compensated by 
increasing the aspect ratios of M5, M6. The detail derivation could be found in 
Appendix B. 
4.4 Second Order Effects 
In order to obtain a meaningful close-form solution, the simplified model is 
used in the qualitative analysis in Section 4.2.2 and Section 4.3.2. However, the 
device mismatch and body effect affects have not been discussed. The following 
section analysis the problem caused by device mismatch and body effect [27]. 
4.4.1 Device Mismatch 
Device mismatch is a main source of error, which usually creates output offset 
voltage and harmonic distortions. It can be shown that the DC offset and the second 
order harmonic distortion is a function of the mismatch aspect ratio A(W/L) and the 
loading resistor ARo. 
K (W W^ T (W IvV 
- + 子- ^ + F产 (4.34) 
丄 V V ^ ^ J ^n V ^ L J 
Fortunately, the layout drawing could minimize this source of mismatch as 
much as possible. 
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4.4.2 Body Effect 
In the above analysis, the effect of the substrate (or body) bias has been 
neglected for easier calculation. However, in N-well CMOS technology, NMOS 
transistors are usually experiencing the body effect, which result in the variation of 
the threshold voltage (Vt). To include this effect, the Vt equation is changed to: 
V, = Vto + - V ^ J (4.35) 
where Vto is the threshold voltage for Vsb = 0; y is a process parameter;如 is a 
physical parameter. 
4.5 Single-ended to Differential-ended converter 
In usual case, in order to reduce the noise figure and power consumption, a 
single-balanced mixer would be used in the RF receiver. However, as mentioned in 
Section 2.8, in order to reduce the effect of the LO signal at the IF output port, the 
mixer would be implemented in the double balanced structure instead. Moreover, a 
double balanced design gives a better isolation between the LO and IF. As a result, a 
single-ended to differential-ended converter is needed to place before the mixer input 




single-ended to I 
differential-ended \ Output 2 
converter 、(180° phase 
Shifted) 
Figure 4.12: The function of the single-ended to differential-ended converter 
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Figure 4.13 shows the single-ended to differential-ended converter used in this 
project, which is consisted of a common source amplifier and a common drain 
amplifier pairs. 
Common I j V^L | Common 
source I 1-| —^ I drain 
amplifier 丨 [ J 丨 丨 | J 丨 amplifier I U Mil | - j M 3 I I >11 I Vi 
I II I ^ Output 2 
I \ I 180° phase shift 
V o U 1 I _ _ > Output 1 
in I I I 丨 in phase 
I U M-i 丨 M,| 
I -•I I >1 
I ' - ] ^ I 
I I 一 L I 
Figure 4.13: Schematic of the single-ended to differential-ended converter 
The common source amplifier generates an output with 180® phase shift, while 
the common drain amplifier generate an output with no phase shift. 
4.6 Output Buffer Stage 
For experimental characterization purposes, the mixer core output signal has 
been buffered by means of an on-chip common drain amplifier (source follower), as 
shown in Figure 4.1 and Figure 4.8, to drive the instrument 50 Q input impedance. 
Because of this, the conversion gain and third order intermodulation (IM3) measured 
on the spectrum analyzer are reduced with respect to the corresponding values of the 
core output. Therefore, we need to measure the conversion loss and subtract it from 
the total measured conversion gain. 
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4.7 Noise Theory 
The major function of the mixer is frequency translation. During translation not 
only the narrow-band input signal is translated, but also the wide-band noise. As 
illustrate in Figure 4.14, the portion at OLO 士 O^ IF are downconverted to COIF together. 
Thus, the resulting noise power spectral density is about twice of the original one 
assuming noise at different frequencies is not correlated [28:. 
A 
K ••i"： 
, , l\ ： I ： 
丨、為 T 丨 〜 
^LO 
Figure 4.14: The concept of noise alias in mixing 
If a square wave is employed at the LO, the situation is more complicated. As 
shown in Figure 4.15, each harmonic component of LO would downconvert a 




_ y . _ , :」； 爾 、 — ： 」 ： i 一…i�;^ k H < X H k ^ 
I -ft^iF ®IF 丨 丨一历 IF ^^ IF 丨 丨一出 IF ^^ IF I 
Figure 4.15: Noise contributions from the harmonics of LO 
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4.7.1 SSB and DSB Noise Figure 
Noise figure is defined as the signal-to-noise (SNR) at the input (RF) port 
divided by the SNR at the output (IF) port. Figure 4.14 show that not only the desired 
RF signal with noise is downconverted, but also the image signal with noise. 
Therefore, it is important to differentiate the noise measurement into a 
single-sideband (SSB) and a double-sideband (DSB) noise figures. 
In some systems, input signals at both RF and image frequencies are 
informative and used simultaneously. Then the SNR is determined by the total signal 
power in both sidebands and defined as Double-SideBand (DSB) noise figure. On the 
other hand, it is meaningful to refer the mixer noise to only one sideband of the 
system, which only uses signal at one of the two sidebands. This is defined as 
Single-SideBand (SSB) noise figure. 
The noise models for SSB and DSB noise figure calculations are shown in 
Figure 4.16. For simplicity, the LO is omitted. 
P p fsSB fDSB 





Figure 4.16: Noise models for the mixer NF calculations, 
(a) SSB NF and (b) DSB NF 
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In the SSB case, the SSB input-referred noise power, PSSB, is given by, 
Pn�=PMr+Gj + PssBGcr 
p Pr^o-PMr+Gj 
S^SB - ？ (4.36) 
where Pno is the output noise power, Pni is the input noise power, and Gcr and 
Gci are the conversion gains at the RF and the image frequency respectively. In the 
SSB case, only RF input noise is considered, thus the SSB noise figure is given by 
the ratio of output noise power to the noise power of one input sideband; 
•ssb = P s s b G ; ， G �i (4 37) 
In the DSB, the input noise comes from both sidebands equally. Therefore, 
p —Pno-PMr+Gj 
腦二 G ： ^ ^ ^ (4.38) 
and the DSB noise figure becomes, 
經 膽 今 + 1 (4.39) 
If the conversion gain of the RF and the image frequency are same, that is, 
GCR = GCI, the NFSSB will be 3 dB higher than the NFDSB. 
4.7.2 Noise Figure 
Actually, it is hard to calculate noise figure by hand due to the time variance and 
frequency translation in mixers. Moreover, the translation of the RF noise 
components by switching stage of the Gilbert quad pair will prohibit the direct use of 
small-signal ac and noise analysis in simulator. Therefore, we will only use measured 
noise figure results. 
DEPARTMENT OF ELECTRONIC ENGINEERING 4 3 
THE CHINESE UNIVERSITY OF HONG KONG 
A Low Voltage 900 MHz 




Simulation is an important procedure in IC design. We use simulation results to 
guide us through the design. Simulation can provide fast and accurate performance of 
the circuit. 
In this project, we use SpectreRF© simulator, which can simulate steady state 
and small signal analyses of circuits designed for radio frequency applications. 
The beginning of this chapter gives the simulation results of the two proposed 
mixers in different criteria as mention in Chapter 2. Then the peripheral part, such as 
single-ended to differential-ended converter, output buffer stage and V-I converter 
simulation results are discussed. 
5.2 Current Folded Mirror Mixer 
Figure 5.1 shows the W/L ratio used in each of the CMOS transistor. A single 
1.5 Vsupply voltage is applied to the mixer. The mixer downconverts a 900 MHz RF 
signal to a 10 MHz IF signal. 
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Figure 5.1: Electrical parameter used in current folded mirror mixer 
5.2.1 Conversion Gain 
Conversion Gain Vs Output Frequency 
2 1 1 1 1 1 i 1 1 1  
�―;tcMHH^^^：；^：…-1………t……-_ 
S / I i i dB at 10 MHz | | | 
〔 - 6 —- - / •} ； ^ - , , , ！- -； ！“ 
§ 丨 丨 丨 丨 I 丨 丨 丨 1 
C - 8 -} ！ 1 ！ 1 ： !- -； 卜 
0 I I I I I I I I I 
•否 i i i i i i i i i 
1 -10 - ------i i j------- j——i [——] [ 
o 丨 丨 i i i i i i i 
O 丨 丨 ！ ！ 丨 丨 丨 ： -12 ： i 1 1 1 i ^ 1 ……-
-14 -J j j i j j … … - 4 1 [ 
-16 I j 1 i i i ^ ； ； ；  
- 1 8 i i i i i i i i i  
0 10 20 30 40 50 60 70 80 90 100 
Output Frequency / MHz 
Figure 5.2: The simulated conversion gain against output frequency 
The conversion gain is increasing as a function of the output frequency. Where 
the gain is equal to - 1 dB at 10 MHz (the designed intermediate frequency). 
Afterwards, the conversion gain is dropping down. 
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5.2.2 Linearity 
In this simulation, which will focus on two linearity terms: (1) 1-dB 
compression point, and (2) Third order intercept point (IP3). These measurements are 
widely used standard to measure the linearity of a tested circuit. 
For 1-dB compression point simulation, a 900 MHz RF signal is applied to the 
RF input. Then, the corresponding output power at the IF signal (10 MHz) is 
measured and plotted on the graph as shown in Figure 5.5. 
For IPS simulation, input two tones RF test signals of very closed RF 
frequencies (900 MHz and 901 MHz) are applied. The corresponding third-order 
intermodulation products are measured at 8 MHz and 11 MHz respectively and 
plotted on the graph as shown in Figure 5.5. 
At the same time, the LO signal is set at 910 MHz in both simulation. 
Figure 5.3 and Figure 5.4 shown the transient and frequency response of the 
output signal with a pure sinusoid one tone RF input signal and two tones RF input 
signals respectively. 
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Figure 5.3: (a) The transient response and (b) the frequency response of the 
output signal with a pure sinusoid one tone input RF signal 
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Figure 5.4: (a) The transient response and (b) the frequency response of the 
output signal with two tones input RF signal 
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5.2.2.1 1-dB Compression Point and IIP3 
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Figure 5.5: The simulated 1-dB compression point and IIPS of 
the downconversion mixer 
The simulation result shown that the 1-dB compression point and IIPS equal 
to -1.2 dBm and 1.1 dBm respectively. 
5.2.3 Output Buffer Stage 
As mention in Section 4.6, although the output buffer stage (source follower) 
has conversion loss, it must be needed for experimental measurement. The transient 
response of the input and output signal of the output buffer are shown in Figure 5.6. 
The simulated conversion loss is about 5.56 dB. The conversion gain shown in 
Section 5.2.1 has cancelled out of this loss. 
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Figure 5.6: (a) The input and (b) the output transient response 
of the output buffer stage 
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5.3 Current Mode Mixer 
The schematic diagram of a 900 MHz to 10 MHz current mode downconverter 
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Figure 5.7: Electrical parameter used in current mode mixer 
5.3.1 Conversion Gain 
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Figure 5.8: The simulated conversion gain against output frequency 
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The conversion gain is equal to -12.9 dB at 10 MHz (the designed intermediate 
frequency). Afterwards，the conversion gain is dropping down. 
5.3.2 Linearity 
The simulation procedure is same as mention in Section 5.2.2, we only focus on 
two linearity terms: (1) d-dB compression point, and (2) Third order intercept point. 
5.3.2.1 1-dB Compression Point and IIP3 
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Figure 5.9: The simulated 1-dB compression point and IIP3 of 
the downconversion mixer 
The simulation result shown the 1-dB compression point and IIP3 equal to 
3 dBm and 11.5 dBm respectively. 
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5.3.3 Output Buffer Stage 
The transient response of the output buffer is shown in Figure 5.10. From the 
marker in the two graphs, we can calculate the conversion loss and it is about 4.3 dB. 
The conversion gain shown in Section 5.3.1 has cancelled out of this loss. 
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Figure 5.10: (a) The input and (b) the output transient response 
of the output buffer stage 
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5.3.4 V-I Converter 
Since the current mode mixer requires current inputs. Therefore, it is needed to 
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Figure 5.11: Electrical parameter used in V-I converter 
V-I converter should have a high-linearity and a low signal distortion. 
Figure 5.12 shows the simulation result. 
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Figure 5.12: The simulated differential current output against 
differential voltage input 
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The simulation result of Figure 5.12 indicates the V-I converter has a high 
linearity between input and output signals. 
5.4 Single-ended to Differential-ended Converter 
As the previous two proposed mixers are double-balanced, a single-ended to 
differential-ended converter is needed. The electrical parameter used is shown in 
Figure 5.13. The simulation results are shown in Figure 5.14 
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Figure 5.13: Electrical parameter used in single-ended to differential-ended converter 
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Figure 5.14: The transient response of the two output signals of the 
single-ended to differential-ended converter (a) output 1，(b) output2 
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Figure 5.15:The phase difference of the two outputs 
From the simulation result, it can be realized that the phase difference between 
two outputs is within 1-degree phase error between 800 MHz and 1 GHz and the 
amplitude difference between the two outputs is within 0.5m V. 
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Layout is the final design step in IC design, which transforms schematic design 
into physical representation. The performance of an RF circuits is very sensitive to 
the layout technique. 
In this chapter, we will present the layout technique of transistors, resistors, 
capacitors, substrate tap and pad. The fabrication process used in this project is 
AMS® 0.6 \im CMOS. 
6.2 CMOS transistor Layout 
For analog applications, the aspect ratio (W/L) of transistors is much wider than 
transistors in digital circuits; therefore, it is necessary to design wide structures. 
However, as the aspect ratio of a transistor is very large, the resulting parasitic 
capacitor and resistor become very large. Which will degrade the performance of the 
circuit. In this case, it is good idea to lay out using multiple-gate fingers similar to 
the layout shown in Figure 6.1. 
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Figure 6.1: (a) One transistor in large aspect ratio, 
(b) Split into 3 parallel parts connected it in mult iple-gate f ingers 
The transistor layout in Figure 6.1(b) with number of elements , n�n=3 has a 
shape heller than the one in Figure 6.1(a). This layout has the advantage that the 
parasitic capacitance is reduced. For a single transistor, the parasitic capacitances Csb 
(source-bulk) and Cjb (drain-bulk) arc proportional to the width (\V) of I he transistor. 
For split transistors, Csb and C'jb are rcduccd by a factor of n +1/2/? if n is odd, 
however, if n is oven C\b is rcduccd by 1 2 while Cjb is rcduccd by n + 2/2/7. This 
parasitic reduction is quite important for high-speed applications. 
Moreover, ihc practice of spliiling a transistor into ihc parallel connection is 
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also useful for improving the matching between elements. A major source of 
transistor mismatches is due to gradients that exist in the fabrication process. To 
minimize the gradient effect, two transistors that must be matched to each other 
should be placed very close to each other. Therefore, the use of multiple gate finger 
arrangements allow us to place matched transistors close to each other. 
6.3 Resistor Layout 
Integrated resistors can be realized using a wide variety of different conductors. 
For the AMS® fabrication process, polysilicon layer is used for resistor. The typical 
resistivity of the polysilicon layer used is 33 Q/D. In order to obtain medium-sized 
resistors, one must use a serpentine layout similar to that shown in Figure 6.2. 
興 r 
I ‘ I I I I I I 
lU …… 
Y  
ITI j—.. 秘 
乂 1/2 • 
Figure 6.2: A typical layout for an integrated resistor 
However, the layout structure in Figure 6.2 could not give a precise resistance. 
Since there is more active etching at the edges of the comer, which makes them 
rounded, and the shape is poorly controlled. For precise applications, it is a good 
practice to design rounded (Figure 6.3 (a)) (not available in the AMS® 0.6 jam 
fabrication process) or 45° (Figure 6.3(b)). With this solution, better shape control is 
achieved. 
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Figure 6.3: Resistor layout (a) rounded comers with dummy resistor 
(b) 45° comers with dummy resistor 
Moreover, dummy resistor placed around, as shown in Figure 6.3, define the 
same boundary and help to improve resistor value control. Therefore, the effective 
width of the strip of the resistor will be reduced with respect to the designed value. 
6.4 Capacitor Layout 
Ideally, capacitor size is give by 
C + A i = C J V L (6.1) 
tox 
However, in the fabrication, the major sources of errors in realizing capacitors 
are due to over etching and an oxide-thickness gradient across the surface of the 
microcircuit. The former effect is usually dominant and can be minimized by 
realizing larger capacitors from a parallel combination of smaller, unit-sized 
capacitors, similar to what is said in Section 6.2. Errors due to the gradient of the 
oxide thickness can then be minimized by interspacing the unit-sized capacitors in 
common-centroid layout so the gradient changes affect both capacitors in the same 
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way (Figure 6.4). Since oxide-thickness variations are not usually large in a 
reasonably small area. 
I 
Figure 6.4: Layout of two matched capacitors with common centroid symmetry 
If we assume that a capacitor has an absolute over etching of Ae and that its 
ideal dimensions are given by W and L, then its true dimensions are given by Wi = 
W - 2Ae and Li = L - 2Ae, and the true capacitor size is given by 
C, = C�x {W - 2AeX丄-2Ae) « [WL - 2{W + L)Aq 
= c J A - P A q ] (6.2) 
where A is the designed area and P is the perimeter. Thus, the effective capacitance is 
smaller than the designed area by an amount proportional to the perimeter of the 
plate. Therefore, another way to minimize the errors in capacitor ratios due to over 
etching is to need the perimeter-to-area ratios the same, even when the capacitors are 
different sizes as shown in Figure 6.5. 
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Figure 6.5: A capacitor layout with equal perimeter-to-area ratios of 4 units 
and 2.314 units 
The routing parasitic capacitance can be calculated from the Equation (6.3), 
where 8.6 x lO'"^  and 1.1 x l O ] � a r e process extracted parameters. 
Capacitance = 8.6 x 10"^  +1.1x10"^^ x Perimeter (6.3) 
Parasitic resistance may be disastrous to the performance of the device. We can 
minimized the parasitic resistance by placing more contact windows. 
6.5 Substrate Tap 
In the AMS® 0.6 [im technology, p-type wafer is provided and the n-channel 
MOSFETs are fabricated directly on the p-type wafer. Substrate taps must be 
provided to connect the p-type substrate to the ground. Thermal noise also arise due 
to the substrate. However, the effect of this noise is small and can be neglected. In 
order to ensure that the effect of the noise is minimized, the number of substrate tap 
is increased to reduce the substrate resistance. Figure 6.6 shown a typical layout 
drawing of the substrate tap. 
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Figure 6.6: Layout of the substrate tap 
6.6 Pad Layout 
The pad structure used in the AMS® 0.6 jim technology is drawn in Figure 6.7 . 
It consists of a Pad layer as bonding layer to conduct the signal, Metal 3 at the 
bottom us used as shielding. Moreover, there are several layers in between in order to 
have better shielding. This structure has the advantage of reducing the capacitive 
coupling from the noisy substrate to the signal pads through the substrate spreading 
resistance. 
Layer: III ^^SnT^^-
P a d Bonding 
還 :… … ^ ^ Wire 
Contact 
Metal 1 — 
Poly 1 -
Metal 2- |丨丨丨 丨丨丨| 
Metal 3」1丨 ^ 
Figure 6.7: Layout of the bonding pad 
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6.7 Analog Cell Layout 
Although the complexity of analog cells is limited, the performance of these 
circuits are strongly depending on the layout technique. Analog design is a very 
critical task that requires a certain amount of caution. Usually, there are some 
guidelines to follow in order to maximize the circuit performance: 
• Use transistors with the same orientation; 
• Use symmetries layout drawing in order to limit offset; 
• Use low resistive paths when a current needs to be carried. So, it could avoid 
the parasitic drop voltages; 
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In this chapter, the measurement results of the first and second downconversion 




(iii) Conversion gain (loss), 
(iv) 1-dB compression point, 
(v) Input third-order intercept point (IIP3), 
(vi) The effect of the LO power variation, 
(vii) The effect of the IF variation. 
At the same time, the measurement results of a single-ended to 
differential-ended converter will be given. 
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12 Downconversion mixer 
Two testing prototypes have been fabricated in AMS® 0.6 [im CMOS 
technology. Since the probe station and the probe tip are not available during the 
measurement. Therefore, the first tested circuit (current folded mirror mixer) is in 
SOP (Small Outline Package) and solders it on a PCB for measurement. The second 
tested circuit (current mode mixer) uses silver epoxy to glue the circuit die on the 
PCB and bonds the wire from the die to the PCB. Moreover, a PCB layout design is 
needed to solder the circuit for high frequency measurement. The detail of the setup 
and fabrication of the PCB will be presented in the following section. 
7.3 PCB Layout 
The testing circuit is soldered on a PCB board, which can operate at high 
frequency (900 MHz). Therefore, the matching between the instrument port and the 
tested circuit port is very important. Usually, 50 Q matching is required. 
Firstly, we need to calculate the width (w) of the microstrip line on the PCB in 
order to give out the 50 Q characteristic impedance of the line. Then the lumped 
surface mount elements, inductor (L) or capacitor (C), will be used to tune the input 
impedance to 50 Q. 
M ODSTRP / / / / / / 
Iranan issbn line / // / // 
Figure 7.1: Microstrip transmission line on the PCB 
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FR4 (PCB) board is used in the experimental measurement. The height (h) and 
the dielectric constant (Sr) of the board are 0.8 mm and 4.2 respectively. By solving 
the following two equations (Equation (7.1) and Equation (7.2)): 
+1 - 1 1 
丁 + 2 1 + 12 么 (7.1) 
Z = 1 ^ 1 . 5Q 
o _ ^ + 1.393 + 0.667ln(l .444 + _ (7.2) 
where w is the width of the microstrip line 
h is the height of the substrate 
Sr is the dielectric constant of the substrate 
8eff is the effective dielectric constant 
Zo is the characteristic impedance 
We could get the width (w) of the microstrip line is equal to 1.6 mm. Then the 
characteristic impedance is equal to 50 Q. 
Afterwards, using matching networks with different parameter value in the 
current folded mirror mixer (Figure 7.2 (a)) and the current mode mixer 
(Figure 7.2 (b)) to match a 50 Q input impedance. 
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900 M ~ 910 M H z p To the tested circuit 900 910 M H z ^^ p To the tested circuit 
input signal through the strip line input signal through the strip line 
• o 1 • • o 1 • 
> i 1.5 nH > i 2.7 nH 
50 Q 50 Q 
match match 
(a) (b) 
Figure 7.2: The parameter value and the configuration of the 
matching networks used in 
(a) current folded mirror mixer and (b) current mode mixer 
7.4 Test Setups 
There are mainly three test setups for measuring the performance of the mixer. 
In Section 7.4.1, we will present a setup for measuring the matching and the 
S-Parameter value. Afterwards, two setups for measuring the 1-dB compression and 
the IIP3 would be given respectively. 
7.4.1 Measurement Setup for S-Parameter 
For the S-Parameter measurement, the S-Parameter test set (HP 85046A) 
accompanies with the network analyzer (HP 4396A) will be used. The connection 
setup is shown in Figure 7.3. 
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HP 4396A 
Network ana lyze r 
test SET Q e^l 
IMTERCGNNECT 
0C20 C! aSOS3 
M^m l^^ ^BE tao o •»'• o 




IN ft A 8 
— t i i l l HP 85046A 
S-Parameter test set 





Mixer | ^^ 50 Q. terminated end 
Figure 7.3: The test setup for S-Parameter measurement 
The port of the tested mixer has been already matched to 50 Q by Section 7.3 
with SMA connectors. Since the mixer has three ports, RF, LO and IF port, so a 50 Q 
terminator is needed to terminate one of port while the other two ports are being 
tested. 
、-’ \ 
50 n temninated end 
(50 n load) 
Figure 7.4: The 50 Q terminated end 
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7.4.2 Measurement Setup for 1-dB Compression Point 
and IIP3 
For the 1-dB compression point measurement, we need two signal generators 
(HP 8648C) and one spectrum analyzer (HP 8594EM). The RF (900MHz) and LO 
(910 MHz) input signals are generated by the two signal generators and feed into the 
tested mixer input ports respectively. The downconverted signal IF (10 MHz) is 
measured by the spectrum analyzer. The experimental setup is shown in Figure 7.5. 
Input 
H P 8648C matching H P 8 5 9 4 E M 
Signal generator 门etworl|C Spectrum analyzer 
, ^ ‘ I"! L O Inpu; Tested |F Outpu基 I . 〇 
' - - 三 — — r O � 
910 M H z 1  
R F Input 
Input x j w ^ 
matching 丄 
network | 丁 
i k 
H P 8 6 4 8 C " r r ^ r ^ T ^ 。 n n r / i u 
, . - „ 900 M H z 
oiQnai generator — 
Figure 7.5: Experimental setup for 1-dB compression point measurement 
Figure 7.6 shown the downconverted signal (IF) from the spectrum analyzer in 
the 1-dB compression point measurement. 
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^ MKR 10 .000 MHz 
REF -10 .8 dBm »AT 30 dB -18.87 dBm 
PEAK ： ： ： ； ； “ ： 
…….i………L.…,…i ： . … - … F u n d a m e n t a l … … … 
術 ： ； ； ； 1 component 
MARKER ‘“ 
1 0 . 0 0 0 M H z I： ： • . . . ： . . … . . ： 
•-18.8? dBm ： ： ： ： ： 
“ ： ……-….’:-----.--：!-• "••-； ； ： ；“'…‘‘‘ 
wft卯………；………:………; ；“…“丫……•；…Noise Floor ：……… 
SC FC ..…… ： ： ：…………： 产…………：……… 
CENTER 18.006 MHz SPAN 2.080 MHz 
RES BW 10 kHz VBW 18 kHz SWP 60,8 msec 
Figure 7.6: Measurement result of the 1-dB compression point of the mixer 
For the IIPS measurement, one more of the signal generator (HP 8656B) and a 
2 way-0° power combiner (mini-circuits ZFSC-2-2500) are needed. Figure 7.7 shown 
the experimental setup used for IIP3 measurement. 
Input 
H P 8656B matching H P 8 5 9 4 E M 
Signal generator network Spectrum analyzer 
zi L O Input Tested |F Output , 〇 
」 [ i _ l C _ j I Mixer • l J U L J o 。 
910 M H z z  
R F Input 





^ combiner ^ 
Mini-circuits  
ZFSC-2-2500—  
H P 8648C -"-rl^ii";—• H P 8648C 
Signal generator 一 Signal generator 
900 M H z 901 M H z 
Figure 7.7: Experimental setup for IIP3 measurement 
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Two signal generators generate two closed frequency (900 MHz and 901 MHz) 
and combine with the power combiner to form an RF input in order to measure the 
third order intermodulation products in the spectrum analyzer. 
Figure 7.8 shown the downconverted signal and the third-order intermodulation 
products on the spectrum analyzer in the IIP3 measurement. 
jp MKR 9 . S00 MHz 
REF -10.0 d8m< AT 10 d8 Fundamental  
PEAK ： ： ~~~~ , " " " ； “ 
LOS : : : : component 
……二……了…,…：.……………Th綱耐…… 
………;.……‘‘.…’:.……..爲 ……:………intermodulation 
CENTER ： I ^^^ri. 
9.500 MHz ： fi • products 
WA SB • ： ： I ： ' ： i ： 
8C FC . .…f.:.…‘……‘4‘:. ：…… ‘.:……… 
： ； 1：\ ： |：1 ； ； Noise Foor 
CENTER 9 .S00 MHz SPAN S .000 MHx T RES BW 30 kHz VBM 30 kHz SWP 20 .9 ms«'C 
Figure 7.8: Measurement result of the IIP3 of the mixer 
7.5 Measurement Result of the Current Folded Mirror 
Mixer 
The microphotograph and the layout drawing of the current folded mirror mixer 
are printed in Figure 7.9 and Figure 7.10 respectively. It is operating with a single 
voltage supply of 1,5 V, the total power consumption of the mixer is 7.5 mW. The 
active die area is 250 fjm x 300 jum. 
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膠 . 1 ' M T O l ^ R g J 
^ ^ l l l 藝 捕 
爾漏 
〔 _ 漏 . _ 埋 、 ^ i g i ^ 
Figure 7.9: Microphotograph of the current folded mirror mixer 
block • • • • • H core Mixer with 
c a p a c i t e ^ ^ ^ g ^ l I B I B H ^ ^ P f j / o u p u t buffer 
HI iT^ ti^ fflfi^ ^^ lTTB"" Pad 
• w l ^ M a L J I 
test Circuit m ^ q ^ ^ | f ] * ^ ^ ； ^ ^ 
Substrate 
tap m m lljjj^g m B H H I H H H T ^ Differential 
converter 
Figure 7.10: Layout drawing of the current folded mirror mixer 
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Figure 7.11 and Figure 7.12 show the top view of the current folded mirror 
mixer on the PCB and the experimental setup in the laboratory respectively. 
IF output signal 
through the SMA cable 
IBias voltage / 11 
, 、 内 必 jfe^  � ,I — 
Input matching 丨 : I . ‘ 。「 
input signal 
LO input signal through the SMA cable 
through the SMA cable ； 1 . 6 隱磁h 
V 愿一„ transmission line 
1.6 隱 width 、 C o r e mixer 
transmission line ‘ ‘ BiaTvoltage with SOP package 
Figure 7.11: Top view of the current folded mirror mixer test board 
今 … ： ” ： ！ "^總“^产 
： 、 、 ‘ （ ： 〜 : ' 1 _ 職 ， ： : 1 : > , ’ : 4 
； ’ 〜 、 . 〜 、 ^ 一 … / 蒙 ” ^ 
Figure 7.12: Experimental setup in the laboratory 
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7.5.1 S-Parameter Measurement 
We use S-parameter measured for the following isolation measurement, LO-IF, 
LO-RF and RF-IF. Moreover, the RF port and LO port impedance matching was 
measured. 
For the RF and LO impedance matching measurement, the LO, RF and IF port 
would be connected as shown in Figure 7.13. 
Port 2 of the R F J 丁 H [ } P Port 1 of the 
S-Parameter S-Parameter 
test set test set 
及 F 
^ 50 Q loading 




。-1：二一、 . - > 、 - C K 
/ / 《 . / \、 / / 、 , , 、\ 
丨.八. \ // / \ \ 
\ ,, r j 丨（f \ \ 
！( \ ^ \ ！ 
0 丨b i \�4 人 ° ' . . . O- i 。乂2 -① 
^ / \ \ t / 
v � / M � � 乂 
- 0 . \ 一 z Z - 2 - 0.5��、，丄 一 - 2 
- 1 - 1 
51.84 - 7.2738j 62.305 - 17.923j 
�• ; ) I I [• 
-22,786 dB -14.363 dB I 
0 一 一 i  
t—“——:….�T—:—‘—N^———p ° i ..…-—1 
-1。丨 ：...1—：—：.. \ / J ：：.：.. . .. I•....x  
20 \ / / 
I I i I \7 
————、—_—I——： ——…―：——] —i W — 1 — — • 20 —… —… — —L …、—_ V^ 
^ ： I “ r ^ "TV P … 了 — � … 了 
： ‘ ； ： i ： ； • ： ： ； • 
= ^ ^ ： i t ； • 
Start 5 MHz Stop 1.1 GHz Start 5 MHz Stop 1.1 GHz 
(a) (b) 
Figure 7.14: The impedance matching of the (a) Sn (LO port) and (b) S22 (RF port) 
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The connection configuration and the measurement results of the LO-IF, LO-RF, 
and RF-IF S-Parameter (isolation) as shown in Figure 7.15, Figure 7.16 and 
Figure 7.17 respectively 
dB " 1 i —I — 
i i i i j I 0 I , 
- 2 0 •“ t ••••}•^ i'---'^ ......'••••： 
riRFI T 一 “ LO Port 1 of the ‘ 
； M ^ r 二 e r , Z 
/ L - r i — ^ _ r test set -40 _ _ _ 乂 -21.998 dB 
50 Q loading 〒 IF 广 、 , 
- 60 ( \ ( • 
Port 2 of the / 
S-Parameter j 
test set - 80 ^  -
Start 5 MHz Stop 1.1 GHz 
(a) (b) 
Figure 7.15: (a) The connection configuration and 
(b) the measurement result of the S21 
From the Figure 7.15, it is shown that the LO-IF isolation (S21) is equal to 
21.998 dB at 910 MHz. 
dB .‘.…I I........ I 1 
0 
-20 I —— I  
： I 
^ I — — I dB 
Port 2 of the | ， :「 「 P o r t 1 of the y | 
S-Parameter • IF S-Parameter _40 y v / , 
test set ~ ^ ~ test set 
f H if \ 
- 5 0 漏 … 
50 Q loading |f f ‘ 
‘ ！ 
i • i i 
-50 • j . 
： • ： ： 
start 5 MHz Stop 1.1 GHz 
� W 
Figure 7.16: (a) The connection configuration and 
(b) the measurement result of the S21 
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From the Figure 7.16，it is shown that the LO-RF isolation (S21) is equal to 
22.092 dB at 905 MHz. 
dB i .•… 
i 1 
i 
Port 2 of the F ^ , . . | 1 0 | ~ 1 I 
S-Parameter ^ ^ ff . -30 _ — 二 ： 二 一 j p 
test set \ Nj, /i 
W ^ ^ [ V 
T 50 Q loading 養 | -32.998 dB 
Port 1 of the . J ^ 
S-Parameter • ； 
test set I i  
-90: ‘ i f ； 
： ' i I i i 
L——— ； i I L—, . „•一],….I .. .,.„ .,.,„.,„ ... 
Start 5 MHz Stop 1.1 GHz 
(a) (b) 
Figure 7.17: (a) The connection configuration and 
(b) the measurement result of the S12 
From the Figure 7.17, it is shown that the RF-IF isolation (S12) is equal 
to -32.998 dB at 900 MHz. 
7.5.2 Conversion Gain and the Effect of the IF Variation 
The conversion gain is measured by using the same setup as shown in 
Figure 7.5. The LO input signal is fixed at 910 MHz with a power of - 2 dBm. The 
RF input signal is fixed at - 9 dBm and a frequency is swept from 810 MHz to 
908 MHz. 
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Conversion Gain Vs Output Frequency 
•2 1 j 1 ] I 
-4 ------- 丨------------i-- -j----------
“ -2.5 dB at 10 M H z ' " " " " I - … - … 1…- i 
1 ： 1 — — I — — 1 — — -
r——1……—-1…―—I……―「〜——_ 
•否-12 ^ 丨 -—4—…… 1 
① 丨 丨 ： 丨 I 
> _ _ _ _ _ 
C 丨 ； 丨 丨 ： 
0 . . I ； ； ： ！ 
0 -14 ……T r --I I 
-16 ] j [ 1 i ……-
-18 -—……-—^ 1 [ -i j—- -
-201 i i i i i  
0 20 40 60 80 100 120 
Output Frequency I M H z 
Figure 7.18: Experimental result of the conversion gain verse output frequency (IF) 
Figure 7.18 shows the experimental result of effect of the conversion gain as the 
output (immediate) frequency in varying. The conversion gain starts from -2.1 dB 
to - 3 dB when the immediate frequency rises from 1 MHz to 20 MHz. Afterwards, 
the conversion gain drop down to -11.8 dB as the IF up to 100 MHz. 
7.5.3 1-dB Compression Point 
For the 1-dB compression point measurement, the setup of the Figure 7.5 is 
used. The LO input signal is fixed at 910 MHz with a power of - 2 dBm. The RF 
input signal is fixed at 900 MHz with a power swept from -53 dBm to 7 dBm. 
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Output Power Vs Input Power 
0 1 1 1 1 1 1  
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I 1 1 i 
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Input Power / dBm 
Figure 7.19: Experimental result of the 1-dB compression point 
Figure 7.19 shows the measurement result of the 1-dB compression point of the 
current folded mirror mixer. The value of it is about —3 dBm. 
7.5.4 IIP3 
The experimental setup shown in Figure 7.7 is adopted for the measurement of 
the third-order input intercept point (IIP3). The LO input signal is fixed at 910 MHz 
with a power o f - 2 d B m . Power combiner combines the fixed two-lone RF signals at 
900 M H z and 901 MHz with a power swept from - 2 8 dBm to 6 dBm. The noise 
floor measured from the spectrum analyzer is equal to - 7 5 dBm. 
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Figure 7.20: Experimental result of the IIP3, SFDR and BDR 
The value of the measured IIP3 shown in Figure 7.20 is equal to 1 dBm. 
Moreover, from Section 2.5.1, it can be realized that the Spurious-Free Dynamic 
Range (SFDR) of the CMOS Current Folded Mirror Mixer is equal to 
SFDR =寻 (P肥-尸臉） 
= f [ H - 7 5 ) ] 
=50.7 dB (7.3) 
In addition, the blocking Dynamic Range (BDR) (Section 2.5.2) of the CMOS 
Current Folded Mirror Mixer is equal to 
= - 3 - ( - 7 5 ) 
= 72dB (7-4) 
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7.5.5 LO Power Effect to the Mixer 
In Section 4.2.1, we have presented that a certain large amount of the LO signal 
power is needed at a moderate inversion dc bias in order to operate the CMOS 
Gilbert quad as a switch. 
The experimental setup for measuring the effect of the LO power on conversion 
gain is same as that for measuring 1-dB compression point (Figure 7.5) except that 
instead of sweeping the RF input signal, we swept the LO input signal from -53 dBm 
to 6 dBm. 
Conversion Gain Vs LO Power 
0 1 1 1 i 1 1  
-5---……-I I………--L---J…… 
-10 j 丨----- I f"/^--…j- j  
-15 -i i i —-i- i  
QQ I 丨 i 丨 丨 丨 
1 -20------------i 1 [--…-----I  
5 i 丨 丨 丨 ； 
- - - - - - - - - - - - - - - - - - - - — - 1 - - - -
O ： /； 
-35 j r- -i r : 
-40 i : Optimum - -j" -
/ i i L O Power ！ 
- 4 5 — - 1 — — T — - - T ^ — r — - - - -
-501 1 1 1 1 1——^^ I  
-60 -50 -40 -30 -20 -10 0 10 
LO Power / dBm 
Figure 7.21: Experimental result of the effect of the LO power on conversion gain 
From Figure 7.21, it can be realized that in order to achieve the maximum 
conversion gain, the optimum LO power should be equal to - 2 dBm. As the LO 
power below or above - 2 dBm, the conversion gain is dropping. It is due to the 
non-perfect switching of the Gilbert quad pair and the over driven of the CMOS pair. 
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7.5.6 Performance Summaries of the Current Folded 
Mirror Mixer 
Specifications Value 
Supply voltage / V 1.5 
Total power consumption / mW 7.5 
LO port impedance/Q 51.84-7.273 8j 
RF port impedance / Q 62.305 — 17.923j 
L O - I F isolation/dB 21.998 
L O - R F isolation/dB 22.092 
R F - I F isolation/ dB 32.998 
Conversion gain / dB -2.5 
1-dB compression point / dBm -3 
IIP3 / dBm 1 
Active area(i) / |Lim x |am 250 x 300 
Table 7.1: Performance summaries of the current folded mirror mixer 
� Excluded the DC blocking capacitor 
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7.5.7 Discussion 
Table 7.1 summaries the performance of the Current Folded Mirror Mixer. The 
measurement results of the circuit show good conformity to simulation. However, 
there are still some difference between the simulation and the measurement result in 
conversion gain and 1-dB compression point. It is due to the poor modeling of the 
circuit model in the substrate conductance and the capacitive coupling in the 
simulator. Moreover, the uneven bonding wires from the bond pads to the package 
pins contribute the phase difference and the voltage attenuation. Which is hard to 
eliminate in the package measurement. 
From the experimental result, the current folded mirror mixer gives a similar or 
improves performance than [[1], [30], [31], [32]] at a low voltage supply of 1.5 V. 
Moreover, the circuit configuration of the current folded mirror is simple and no 
inductor is needed, which is more suitable for integrated circuit, because on chip 
inductor is difficult to fabricate and has very poor performance. 
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7.6 Measurement Result of the Current Mode Mixer 
The microphotograph and layout drawing of the current mode mixer are shown 
in Figure 7.22 and Figure 7.23 respectively. The operating voltage is 1.2 F, the total 
power consumption of the mixer is 3 mW, and the active die area is 
400 ^m x400 fm. 
Figure 7.22: Microphotograph of the current mode mixer 
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Figure 7.23: Layout drawing of the current mode mixer 
Figure 7.24 to Figure 7.26 show the top and side view of the current mode 
mixer on the PCB and the experimental setup in the laboratory respectively. 
LO input signal 
through the SMA cable 
• 1.6 mm width 
The pad connected with ； / ^ ^ t r a n s m i s s i o n line 
wire IS the bias voltage 务二‘ / ^ ^ 
Input matching 
Input matching network 
t i 二二二一 浅 , " " ” w t e l m c l b l e 
1.6 mm width / — — ‘ 二 silver epoxy 
transmission line 
Figure 7.24: Top view of the current mode mixer test board 
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connector PCB 
Figure 7.25: Side view of the current mode mixer test board 
m：「 
_ 
Figure 7.26: Experimental setup in the laboratory 
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7.6.1 S-Parameter Measurement 
This is the same setup discussed in Section 7.4.1. We have measured the, LO-IF, 
LO-RF, and RF-IF isolation. Moreover, the RF port and LO port impedance 
matching was measured too. 
For the RF and LO impedance matching measurement, the LO, RF and IF ports 
are connected as shown in Figure 7.27. 
Port 1 of the R M T e s t e d [ J b P Po^ 2 of the 
S-Parameter ^ M ixer S-Parameter 
test set … test set 
J i F 
^ 50 Q loading 
Figure 7.27: The connection configuration of the RF and LO 
S-Parameter measurement 
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Figure 7.28: The impedance matching of the (a) Sn (RF port) and (b) S22 (LO port) 
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The connection configuration and the measurement result of the LO-IF, LO-RF 
and RF-IF S-Parameter (isolation) are shown in Figure 7.29 to Figure 7.31. 
dB • : 
i I : i ; 
10: 丄 ^ ^ —务 
~ | R F | ^ T T Z I L O Port 1 of the 
= ^ S - 二 er ； 口 : 臂 一 
J ^ test set - 30 ,一 “ 
50 Q bading 穿 \ f t 
” - J I -24.353 dB 
Port 2 of the …....... 
S-Parameter 
test set “ 70 ( t …… … f ！ i i I 
i: i ： I t��.��•�-.� � >-.7 ����,.�.�•、"•>_.、.、、、.•、,、、、.】、、、-、、-、、、•、、•->•—、 — ""T"""" ； ： ： ； i I I ： ； ： • i ； I I i 
Start 5 MHz Stop 1.1 GHz 
(a) (b) 
Figure 7.29: (a) The connection configuration and 
(b) the measurement result of the S21 
From the Figure 7.29, it is shown that the LO-IF isolation (S21) is equal to 
24.353 dB at 910 MHz. 
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(a) (b) 
Figure 7.30: (a) The connection configuration and 
(b) the measurement result of the S12 
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From the Figure 7.30, it is shown that the LO-RF isolation (S12) is equal to 
24.72 dB at 905 MHz. 
dB " I …I 一： 
P o r t 1 o f t h e ~ ~ | | _ 0 门 ° I 
S - P a r a m e t e r < - > 1 。 - j 〜 
test set \| - 20 —、—- — “ -•； 
_ IF ^ A...Z：：：!" ’ 
“ 50 Q loading \/ 乂…， ^ 
” -40 ] -19.476 dB 
Port 2 of the i—[— 
S-Parameter 
60 i t ' ' ' ' 
test set ！ i : ； I ； ： I 
； I • ： ： • ： ： 
start 5 MHz Stop 1.1 GHz 
(a) (b) 
Figure 7.31: (a) The connection configuration and 
(b) the measurement result of the S21 
From the Figure 7.31, it is shown that the RF-IF isolation (S21) is equal to 
19.476 dB at 900 MHz. 
7.6.2 Conversion Gain and the Effect of the IF Variation 
The conversion gain is measured by using the same setup as shown in 
Figure 7.5. The LO input signal is fixed at 910 MHz with a power of 6 dBm. The RF 
input signal is fixed at —8 dBm and a frequency is swept from 810 MHz to 908 MHz. 
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Conversion Gain Vs Output Frequency 
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Figure 7.32: Experimental result of the conversion gain verse output frequency (IF) 
Figure 7.32 shows the experimental result of the conversion gain as the output 
(immediate) frequency in varying. The conversion gain is increasing from -13 dB to 
the maximum -9.1 dB as the output frequency increasing from 2Mhz to lOMHz. 
Afterwards, the conversion gain is reduced down to -28.7 dB at 100 MHz output 
frequency. 
7.6.3 1-dB Compression Point 
For 1-dB compression point measurement, the setup of the Figure 7.5 is used. 
The LO input signal is fixed at 910 MHz with a power of 6dBm. The RF input signal 
is fixed at 900 MHz and a power swept from -48 dBm to 7 dBm. 
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Figure 7.33: Experimental result of the 1-dB compression point 
Figure 7.33 shows the measurement result of the 1-dB compression point of the 
current mode mixer. The 1-dB compression point is about 3 dBm. 
7.6.4 IIPS 
The experimental setup shown in Figure 7.7 is adopted for measurement of the 
third-order intercept point (IIPS). The LO input signal is fixed at 910 MHz with a 
power of 6dBm. Power combiner combines the fixed two-tone RF signals at 900 
MHz and 901 MHz with a power swept from -13 dBm to 6 dBm. The noise floor 
measured from the spectrum analyzer is equal to -76 dBm. 
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Figure 7.34: Experimental result of the IIP3, SFDR and BDR 
The value of the measured IIP3 shown in Figure 7.34 is equal to 10 dBm. 
Moreover, from Section 2.5.1 it can be realized that the Spurious-Free Dynamic 
Range (SFDR) of the CMOS Current Mode Mixer is equal to 
SFDR =昏(i^肥-尸臉） 
= f [ l 0 - ( - 7 6 ) ] 
= 57.3dB (7.5) 
In addition, the blocking Dynamic Range (BDR) (Section 2.5.2) of the CMOS 
Current Mode Mixer is equal to 
BDR = P_i胆-i^ NsFk 
= 3 - ( - 7 6 ) 
= 79dB (7.6) 
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7.6.5 LO Power Effect to the Mixer 
The experimental setup for measuring the effect of the LO power on conversion 
gain is same as that for measuring 1-dB compression point (Figure 7.5) except that 
instead of sweeping the RF input signal, we swept the LO input signal from -33 dBm 
to 14 dBm 
Conversion GAin Vs LO Power 
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-10 i ] i- i —……i- 1……..^ ...^ .^^ jrrTTTTTrpr：：：,. 
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囊 - 2 5 - … … - H — - … … [ H - … … - -
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1 -35 -…--卜----1 一 十 … … 卜 
-40 1 ； 「 ！ 1 ^ ： 
.45--------L- ——[ I L— O p t i m u m � 丨…__…. 
i ： i i L0 Power i 
-50 ----- i--------j [ i  
-55 I i i i i i i i i  
-35 -30 -25 -20 -15 -10 -5 0 5 10 15 
LO Power/dBm 
Figure 7.35: Experimental result of the effect of the LO power on conversion gain 
From Figure 7.35, it can be found that the optimum LO power is equal to 6 dBm. 
At LO power below or above 6 dBm, the conversion gain is dropping. It is due to the 
non-perfect switching of the Gilbert quad pair and the over driven of that CMOS 
pair. 
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7.6.6 Performance Summaries of the Current Mode 
Mixer 
Specifications Value 
Supply voltage / V 1.2 
Total power consumption / mW 3 
LO port impedance / Q 46.503 — 9.8452j 
RF port impedance / Q 56.754 - 13.42j 
LO 一 IF isolation / dB 24.353 
L O - R F isolation/dB 24.72 
R F - I F isolation/ dB 19.476 
Conversion gain / dB -9.1 
1-Db compression point / dBm 3 
IIP3 / dBm 10 
Active a r e a � / |am x |im 400 x 400 
Table 7.2: Performance summaries of the current mode mixer 
� Excluded the DC blocking capacitor 
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7.6.7 Discussion 
Table 7.2 summaries the performance of the Current Mode Mixer. The 
measurement result of the circuit shows good conformity to simulation result. The 
measurement indicates the new current mode mixer has a better linearity compared 
with the current folded mirror mixer and [[30], [31], [32], [33]]. Moreover, it can be 
operated by a single AA or AAA battery voltage supply of 1.2 V. The high linearity 
range of the V-I converter (Figure 5.12) is another important part that provides a 
large LO and RF current input range to the mixer. 
The bonding wire length from the die's pad to the PCB is controlled by myself. 
Therefore, the phase difference and the voltage attenuation in each bonded wire are 
carefully controlled. 
One drawback of this design is the low conversion gain. However, it can be 
compensated by adding a post amplifier. 
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7.7 Measurement Result of the Single-ended to 
Differential-ended converter 
A microphotography and layout drawing of the single-ended to 
differential-ended converter are shown in Figure 7.36 and Figure 7.37 respectively. 
I 
Figure 7.36 : Microphotograph of the single-ended to differential-ended converter 
fj S i n g l e - e n d e d to I differential-ended 
i ^ H i converter 
1 冒 i 
Figure 7.37: Layout drawing of the single-ended to differential-ended converter 
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The circuit is in a SOP package, which requires a PCB to mount the tested 
circuit package for high frequency measurement. Figure 7.38 shows the top view of 
the single-ended to differential-ended converter test board. 
Input matching 
/ network 
^^ I叩ut signal 
through the S M A , / ^ ^ ； ； ； 
ca e B M A h e a d 
广 ； r “ ， e c t o r 
1.6 m m width I Output 2 signal 
transmission line I through the S M A 
• cable 
Figure 7.38: Top view of the single-ended to differential-ended converter test board 
7.7.1 Measurement Setup for the Phase Difference 
For the phase measurement, it is same as the 2-port S-parameter measurement. 
A S-Parameter test set (HP 85046A) accompanies with a network analyzer (HP 
4396A) is used. The connection setup is shown in Figure 7.39. 
H P 4 3 9 6 A 
Network analyzer 
TEST SET mBBBBBKBIK^  . � � ° O。位°� 
INTERCONNECT 1 — i ^ggii i i 
li'MMBMBMBW K^^  csaa ocaoc nBHSHSnip oa o •».»• cs 
e^ iiiiiliMIBI^ I ffl |i�f•紫 RF R A d OUT 
(NT£RC0NN£CT 
CABLE RP 
IN R A B 
f TORT PORT = = H P 85046A 
• ！ I 4> ® ® 
NETwonK t f S-Parameter test set ANALYZER I I INTERCONNECT I I 
V Tested m ^ 
circuit a 
Figure 7.39: The test setup for phase measurement 
DEPARTMENT O F ELECTRONIC ENGINEERING 9 7 
THE CHINESE UNIVERSITY OF HONG KONG 
A Low Voltage 900 MHz 
Chapter? Measurements CMOS Mixer 
The Port 1 of the S-Parameter test set is connected to the input port of the tested 
circuit. The Port 2 is connected to the two output ports of the tested circuit alternately 
in order to find out its phase value ( S 2 1 ) . 
7.7.2 Phase Difference Measurement 
Figure 7.40 shows the experimental result of the phase difference between the 
two output ports of the single-ended to differential-ended converter. It gives a 176° 
phase difference at 900MHz. 
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Figure 7.40: Experimental result of the phase difference between two outputs 
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7.7.3 Discussion 
Compared the results between the simulation and the measurement, there are 
certain amount of the difference. It is due to the non-equal length of the bonding wire 
from the differential output pads to the two package pins of the SOP package. 
Therefore, it introduces an uneven phase shift in these two differential output through 
the unequal length of the bonding wire. 
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Chapter 8 
Conclusion 
Two proposed low voltage mixer architectures, (1) Current Folded Mirror 
Mixer, and (2) Current Mode Mixer, have been designed, fabricated and tested. 
The two new architectures reduce the series connected transistors to achieve low 
voltage operations of 1.5 V and 1.2 V voltages supply respectively. Moreover, only 
simple components, such as CMOS transistor, resistors and DC blocking capacitors 
are needed. No inductor is needed for the new designs. Thus, these new designs are 
more suitable for integrable circuits than [[31], [34]] 
We use an AMS© 0.6 |im technology to fabricate the test circuits. We have 
found that the measurement results show good conformity to SpectreRF© simulation 
results. However, the unequal length bond wires from the die to the package pins or 
the PCB introduce uneven phase shift and voltage attenuation. Fortunately, the 
uneven bond wires only have minor affect on the performance of the two mixers. 
The realized current folded mirror mixer achieves an downconverted a 
900 MHz input to 10 MHz with a -2.5 dB conversion gain. It consumes 7.5 mW 
power from a single 1.5 V supply and exhibits a 1-dB compression point o f - 3 dBm. 
The IIP3 at 900 MHz is 1 dBm. The active die area is about 250 i^m x 300 |am. 
The second proposed mixer, current mode mixer, gives a better performance 
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than the first proposed mixer. Moreover, it can operate at 1.2 V. From the 
experimental results, the current mode mixer downconverts a 900 MHz signal to 10 
MHz with a conversion gain of -9.1 dB. It consumes 3 mW power from a single 
1.2 V supply exhibits a 1-dB compression point of 3 dBm. The measured IIP3 is 10 
dBm. The active die area is about 400 陣 x 400 |im. 
We have designed two new low voltage mixers, which have compatible or better 
performance than other published mixers. To our knowledge, these are the first mixer 
architectures use current input instead of voltage. 
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Appendix A 
Characteristics of the Gilbert Quad Pair 
A.1 Large-Signal Analysis 
The schematic of the Gilbert quad pair in Figure 4.4 and Figure 4.9 are 
reproduced in Figure A.l for convenience. 
A 
V 




Figure A. 1: Schematic of a Gilbert quad pair 
Assuming the aspect ratios of Mi and M2 are (W/L)i and (W/L)2 respectively, 
the drain currents of Mi and M5 in the saturation region can be written as, 
(A.1) 
^ V ^ / I 
(A.2) 
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where VQ and Vs are the gate and the source potentials of the transistor 
respectively and K^ = , and the body effect has been neglected in the derived. 
By expressing the input differential voltage as, 
V丨二 VG�Vgi (A3) 
and writing the drain current in term of the biasing current h , 
I c n = h - I d 2 (A.4) 
By the Equation (A.l), Equation (A.2) and Equation (A.3), it follows that the 
input voltage becomes, 
1 \ T -T 
y _ 上 b 丄 dl 
(A.5) 
\ 2 V ^ y 1 \ 2 � ! ^ " 
Squaring both sides twice and rearranging terms yield the following quadratic 
equation in Idi 
4 / ^ 2 - 4 / 丄 令 引 - I b =0 (A.6) 
_ Z \ L 乂 i’2 _ 
where (W/L)i 二 (W/L)2 
Solving the quadratic equation (A.6), we could find the root is equal to, 
1 K f T (wY . 
4 - - r严 (A.7) 
9 ® J. M T fT T 
丄 寸 \ \ ^ 乂 1,2 八AJ V ^ 乂 1,2 
By inverting the sign of the second term in Equation (A.7), the drain current of 
Ml can be obtained. As a result, the transfer characteristics of the Gilbert quad pair is 
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given by, 
(A.8) 
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Appendix B 
Characteristics of the V-I Converter 
B. 1 Large-Signal Analysis 
The schematic of the symmetric V-I Converter in Figure 4.11 is reproduced in 
Figure B.l for convenience. 
VDD  
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V L L pbas —' 
M , — M 8 
V + O" ) M 1 M 2 |~0 V「 
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1 f— i i i^ -i ‘ 广 M V M >1 >1 ‘ r•； 
i M ,1 M g u Lv^ u M 10 M 12 i 
1 " J ™ 4 ； 
‘ ： ^ 丨 
Figure B.l ： The V-I Converter 
Since the transistor Mi and M2 are biased in a saturation region, their 
differential current can be written as, 
/"I - = k - Kr k - K.2 f (B.l) 
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1 
where Vtni = Vtn2 and K^ ^ - ^ r P o x 丁 ， b y direct expanding of the 




where and V � 
For the transistor M5 and M6 are biased in triode region, there differential 
current can be written as, 
- U = K p — VtpsXVno-Kh^ns]-
1 f ^ ) 
where Vtps = Vtp6 and 火” 似 — , b y direct expanding of the 
2 V ^ /5,6 
Equation (B.3) 
Ids - he = [ V 一 - Vtp Xv, - V,) (B.4) 
From the Figure B . l , the transistor M5 and M6 is directly cascode connected to 
Ml and M2 respectively. Therefore the Equation (B.l) equal to Equation (B.4) 
厂CM -VjVd=2Kp�V— 
T / T / _ K n ( V c M y 
口 � 2 K j r一 - v f d (B.5) 
The voltage Vi and V2 would bias the transistor M7 and Mg in a saturation 
region. Therefore, the finalized differential output current is equal as, 
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lo.=I卵-=K (K - y - K {V, - V � y (B.6) 
1 ^w^ 
where Vtn? = Vtn8 and —- , by direct expanding of the 
2 、丄 乂7，8 
Equation (B.6) and substitute back the Equation (B.5). We could get 
I- = I- - - K 人 厂 " （B.7) 
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